1. Routing Constraints部份:
Good No Good Check Item 问题点说明
[ ] [ ] 1.01确认Net Width / Spacing 设定符合Design Rule.
[ ] [ ] 1.02确认Length Control (长度限制) 设定符合Design Rule.
[ ] [ ] 1.03确认Length Control (等长限制) 设定符合Design Rule.
[ ] [ ] 1.04确认Differential Pair设定符合Design Rule.
[ ] [ ] 1.05确认Net Schedule 设定符合Design Rule.
[ ] [ ] 1.06确认Net Shielding设定符合Design Rule.
[ ] [ ] 1.07确认Net On Assigned Layer设定符合Design Rule.
Good No Good Check Item 问题点说明
[ ] [ ] 1.08确认Net Via Count设定符合Design Rule
[ ] [ ] 1.09确认Net Fixed设定符合Design Rule.
2. Importance Routing 部份:
Good No Good Check Item 问题点说明
[ ] [ ] 2.01确认Power / Ground Plane 设定正确.
[ ] [ ] 2.02确认Power / Ground Net 设定正确.
[ ] [ ] 2.03确认Power / Ground Plane切割线正确.
[ ] [ ] 2.04确认在切割线附近之Via or DIP Pin 导通情况.
[ ] [ ] 2.05确认所有属线关系均已完成( Unconnected Pins = 0 )
[ ] [ ] 2.06 确认 All Etch Layers DRC
Good No Good Check Item 问题点说明
Good No Good Check Item 问题点说明
[ ] [ ] 2.07确认在FPC 双面板走线时, 当Shape 需為网状, 為维持信号阻抗之稳定性. 请修改相关Shape参数如下:
3. Testpad部份:
Good No Good Check Item 问题点说明
[ ] [ ] 3.01确认设定可当Testpad 之最小尺寸
[ ] [ ] 3.02确认设定Testpad之间的最小安全距离.
[ ] [ ] 3.03确认设定可加入Testpad之层面
Good No Good Check Item 问题点说明
[ ] [ ] 3.04确认是否允许测试点放在零件脚上.
[ ] [ ] 3.05确认N.C. Pin 是否需加上Testpad. (Ex.: BGA Type Chipset…)
[ ] [ ] 3.06确认各Net 之Testpad数量正确.
[ ] [ ] 3.07确认Testpad 是否设定Fixed.
[ ] [ ] 3.08确认所有Nets之Testpad 100 % 完成.
[ ] [ ] 3.09确认Testpad DRC Check, 并确认无產生错误讯息.
4. Rename部份:
Good No Good Check Item 问题点说明
[ ] [ ] 4.01确认不可Rename之组件有设定.
[ ] [ ] 4.02确认将排序后之资料回传并请RD Eng. Update 线路图.再由Layout Eng. 进行Netin 确认资料同步
5. Silkscreen部份:
Good No Good Check Item 问题点说明
[ ] [ ] 5.01确认Ref Number 与零件摆放关系正确
Good No Good Check Item 问题点说明
[ ] [ ] 5.02确认文字白漆无存在於SMD Pad 或 露铜之Via上.
[ ] [ ] 5.03确认零件之极性标示正确(Cap+, Diode, LED等组件).
[ ] [ ] 5.04确认Connector之Pin No.标示正确.
[ ] [ ] 5.05确认Component Reference Name字形大小一致